




alucrtl_ex[3:0]0

alucrtl_id[3:0]0

aluresult_ex[31:0]0

aluresult_mem[31:0]0

aluresult_wb[31:0]0

alu_src_ex

alu_src_id

branch_ex

branch_id

branch_taken_ex

branch_target_ex[31:0]0

clk

flush_ifid

forward_a[1:0]0

forward_b[1:0]0

imm_ex[31:0]0

imm_id[31:0]0

instr_id[31:0]19

instr_if[31:0]8835

mem_read_data_mem[31:0]0

mem_read_data_wb[31:0]0

mem_read_ex

mem_read_id

mem_read_mem

mem_to_reg_ex

mem_to_reg_id

mem_to_reg_mem

mem_to_reg_wb

mem_write_ex

mem_write_id

mem_write_mem

pc_ex[31:0]0

pc_id[31:0]0

pc_if[31:0]0

rd_ex[4:0]0

rd_id[4:0]0

rd_mem[4:0]0

rd_wb[4:0]0

reg_write_ex

reg_write_id

reg_write_mem

reg_write_wb

rs1_data_ex[31:0]0

rs1_data_id[31:0]0

rs1_ex[4:0]0

rs1_id[4:0]0

rs2_data_ex[31:0]0

rs2_data_id[31:0]0

rs2_data_mem[31:0]0

rs2_ex[4:0]0

rs2_forwarded_ex[31:0]0

rs2_id[4:0]0

rst_n

stall_if

writeback_data[31:0]0

clk

cycle

flush_count

flush_ifid

flush_seen

rst_n

stall_count

stall_if

stall_seen